Senior Electrical Engineerother related Employment listings - Cypress, CA at Geebo

Senior Electrical Engineer

The Electro Optical Infrared Systems (EOIS) line of business within DRS has locations in Dallas, TX, Melbourne, FL, and Cypress, CA. EOIS develops, manufactures, and supports infrared and electro-optical solutions for soldiers, ground vehicles and airborne platforms. We offer an exciting and challenging work environment, a competitive salary and benefits package, and a business culture that rewards performance. Employing the world's brightest. Supporting the world's bravest. Position Summary The individual will be a member of the Readout Integrated Circuit (ROIC) development team of DRS' Electro Optics and Imaging Systems (EOIS) division. In this role, the Analog IC Design Engineer will work closely with other team members to develop analog integrated circuits (IC) for ROIC and Focal Plane Arrays (FPA). The key responsibilities are the following:
Analog and mixed signal design of sub-blocks including DACs, ADCs, buffers, reference generation, PLLs and custom digital control. Block-level and top-level simulations to verify functionality and performance goals. Drive mask design to implement layout view of designs. Perform circuit characterization and validation in a lab environment. Drive review of yield/lab test results to fix bugs. Documentation including circuit specifications, ROIC user documentation, test reports, and design review presentations. Basic Qualifications and Required Skills Bachelor's degree in engineering or related technical field with a minimum of 5 years of experience in CMOS mixed-signal and analog IC design Fluency in technologies and application domain Ability to lead a technical group independently Ability to problem solve at the transistor and system levels Excellent written and oral communication skills Demonstrated ability to execute large group and customer presentations Proven experience completing mixed-signal and analog designs, including building blocks such as band-gaps, bias circuits, op-amps, PLLs, regulators, etc. Essential Duties and Responsibilities Specification of block-level and top-level mixed-signal and analog designs Behavioral modeling of mixed-signal and analog blocks Transistor-level analog circuit design Circuit-level and mixed-mode simulation and verification Oversee layout design Documentation Perform circuit characterization and validation in a lab environment Other duties as assigned Preferred Skills and Experience Experienced with Virtuoso and Calibre Working experience in using spectrum analyzers, oscilloscopes, signal generators, and other lab equipment, to validate analog designs Strong fundamentals in noise analysis and modeling Experience implementing high-coverage, top chip simulations on large, mixed signal IC designs Knowledge of C/MATLAB/VerilogA modeling of design blocks Working knowledge of ADC and DAC architectures Knowledge of infrared detector products Familiar with digital IC design using Verilog Ability to analyze data in Mathcad, MATLAB, or similar tools Ability to solve complex design problems Ability to meet aggressive timelines Only candidates that meet the qualifications set forth above are eligible to be contacted for further information. We are interested in every qualified candidate who is eligible to work in the United States. However, we are not able to sponsor visas.
Salary Range:
$80K -- $100K
Minimum Qualification
Electrical EngineeringEstimated Salary: $20 to $28 per hour based on qualifications.

Don't Be a Victim of Fraud

  • Electronic Scams
  • Home-based jobs
  • Fake Rentals
  • Bad Buyers
  • Non-Existent Merchandise
  • Secondhand Items
  • More...

Don't Be Fooled

The fraudster will send a check to the victim who has accepted a job. The check can be for multiple reasons such as signing bonus, supplies, etc. The victim will be instructed to deposit the check and use the money for any of these reasons and then instructed to send the remaining funds to the fraudster. The check will bounce and the victim is left responsible.